Background
==========

Carbon nanotubes (CNTs) have been proposed as an alternative channel material to silicon (Si), based on their quantum transport properties which, in principle, allow ballistic transport at room temperature. CNT ballistic modeling \[[@B1]\] has been used to assess the performance of the device at the HSPICE circuit level \[[@B2]\]. Device modeling is vital for projecting the practical performance of a CNT transistor as a switching device in integrated circuits (ICs).

We report the potential of a CNT channel through modeling as a substitute to a silicon channel in a scaled metal-oxide-semiconductor field-effect transistor (MOSFET) for logic applications. By scaling the Si transistor and the density of states (DOS) of the CNT, we observe good agreement between CNT and ballistic Si MOSFET \[[@B3]\] in the drain current--voltage (*IV*) output characteristics. Output current is critical in determining the switching speed of a transistor in logic gates. We show that the output performances of CNT and Si channel devices are similar in the 45-nm node experimental data. However, the modeling results point to significant reduction in drain-induced barrier lowering (DIBL) and related high field effects in the CNT compared to the short-channel nanoscale Si MOSFET at the same output current. We also assess the effect of channel area restructuring on electric field properties as well as the role of the DOS in determining CNT current. Unlike in the Si MOSFET, it is seen that the performance of a CNT channel is enhanced when the source/drain width is minimized rather than the channel length due to gate-to-source/drain parasitic fringe capacitances. MOSFET scaling according to Moore\'s law is limited by process controllability.

Methods
=======

Carbon nanotube and MOSFET modeling
-----------------------------------

A layout of a carbon nanotube field-effect transistor (CNTFET) is shown in Figure [1](#F1){ref-type="fig"}. The area of the channel is defined by the width (*W*) of the source and drain contacts and the length (*L*) of the nanotube. Details of the ballistic MOSFET modeling can be found in our previous work \[[@B3]\].

![Top view of CNTFET device.](1556-276X-7-467-1){#F1}

The analytical carbon nanotube model comes from the work of Rahman et al. \[[@B4],[@B5]\] where we have extended the universal DOS spectral function into a numerical calculation for CNT conduction subbands. We have modified the DOS subroutine \[[@B6]\] to account for multimode transport \[[@B7]\]. To improve precision and accuracy in the simulation, the parameters in Table [1](#T1){ref-type="table"} for MOSFET and CNTFET which incorporate quasi-ballistic transport scattering are extracted from CADENCE \[[@B8]\] and Javey et al. \[[@B9]\], respectively. CNTFET analytical models have been validated and agree well with experimental data \[[@B9],[@B10]\] particularly in the saturation region depicted in Figure [2](#F2){ref-type="fig"}.

###### 

Source and drain capacitance for multiple substrate insulator thickness

  **Substrate insulator thickness (nm)**    ** *C* **~**sb**~**or *C* **~**db**~**(aF)**   ** *I* **~**ds**~**(μA) at *V* **~**G**~ **= 1 V**
  ---------------------------------------- ---------------------------------------------- ----------------------------------------------------
  10                                                           34.53                                             47.395
  50                                                           6.906                                             47.340
  100                                                          3.453                                             47.272
  200                                                          1.727                                             47.135
  300                                                          1.151                                             46.998
  400                                                          0.863                                             46.860
  500                                                          0.691                                             46.723

![**Simulated CNT drain characteristic versus 80-nm experimental data.** Simulated single-subband CNT drain characteristic (solid lines) versus 80-nm experimental data with high-potassium (K)-doped source and drain doping (filled diamond) at *V*~G~ = 0 to 1.0 V in 0.2-V steps. (Adapted from \[[@B9]\]).](1556-276X-7-467-2){#F2}

If a CNT can achieve the same current as a MOSFET, an identical channel area (*A*~MOS~ = *A*~CNT~) can be maintained by setting the width of the physical space occupied by the CNTFET to be *W*~CNT~ = *A*~MOS~ / *L*~CNT~. When *W* = *L* for the MOSFET, the general channel area can be expressed as *A* = (*kL*)^2^, where *k* is the scaling factor. As such, a CNT channel with length, 2*kL* should attain the same current with *W* = 0.5*kL*. Thus, if the physical width of the CNT channel is *W* ≤ 0.5*kL*, there will not be any area drawback in output current due to the longer *L*. In fact, the maximum electric field in CNT is halved, giving *E*~mCNT~ = *E*~mSi~ / 2, and is significantly reduced as the CNT channel grows longer. For a CNT with *L* = 60 nm compared to a Si MOSFET with *L* = 45 nm, the maximum electric field is *E*~m~ = 0.83 *E*~mSi~.

Device modeling
---------------

The top view of CNTFET with the source and drain contacts is shown in Figure [1](#F1){ref-type="fig"}. The filled black rectangle represents the contact enclosure with dimension extracted from a generic 45-nm MOSFET process design kit (PDK) where *S* = 20 nm, *C* = 60 nm, and *W*~C~ = *L*~C~ = 100 nm. Nine capacitances are introduced into the carbon-based macromodel as illustrated in Figure [3](#F3){ref-type="fig"}. They are the gate oxide capacitance *C*~ox~, quantum capacitance *C*~Q~, source capacitance *C*~s~, drain capacitance C~d~, substrate capacitance *C*~sub~, source-to-bulk capacitance *C*~sb~, drain-to-bulk capacitance *C*~db~, gate-to-source capacitance *C*~gs~, and gate-to-drain capacitance *C*~gd~. The size of the contact is crucial as it ultimately influences *C*~sb~ and *C*~db~. They are given in Table [1](#T1){ref-type="table"} and can be written as

$$C_{\text{sb}}\mspace{9mu}\text{or}\mspace{9mu} C_{\text{db}} = \varepsilon_{\text{ins}}\left( \frac{WL}{t_{\text{ins}}} \right)\text{,}$$

where *t*~ins~ is the thickness of the insulator, *W* is the width of the contact, *L* is the length of the contact, and *ε*~ins~ is the permittivity of the insulator. The substrate insulator capacitance *C*~sub~ for CNTFET is given by

$$C_{\text{sub}\_\text{CNTFET}} = \frac{2\pi\varepsilon_{ins}}{\ln\left( \frac{4t_{\mathit{sub}}}{d} \right)}\text{,}$$

where *t*~sub~ is the substrate oxide thickness and *d* is the diameter of CNT. The intrinsic gate capacitance *C*~G~ of CNTFET is a series combination of gate oxide capacitance *C*~ox~ and quantum capacitance *C*~Q~\[[@B11]\]. The *C*~ox~ of a CNTFET \[[@B12]-[@B14]\] is shown to be

$$\text{Nanotube}\ C_{\text{ox}} = \frac{2\pi\varepsilon_{\text{ins}}}{\ln\left( \frac{2t_{\text{ins}} + d}{d} \right)}$$

![HSPICE macromodel for CNTFET.](1556-276X-7-467-3){#F3}

The quantum capacitance is expressed by \[[@B15]-[@B17]\]

$$C_{\text{Q}} = \frac{2g_{\text{v}}g_{\text{s}}q^{2}}{hv_{\text{F}}}{\sum\limits_{i}\frac{E}{\sqrt{E^{2} - \left( {E_{\text{Gi}}/2} \right)^{2}}}}\mspace{2mu}\Theta\left( {\left| E \right| - \frac{E_{\text{Gi}}}{2}} \right)\text{,}$$

where *g*~s~ is the spin degeneracy, *g*~v~ is the valley degeneracy, *E*~Gi~ is the bandgap energy, and *v*~F~ is the Fermi velocity. The step function $\Theta\left( x \right)$ is equal to 1 when *x* \> 0 and 0 when *x* \< 0. The *C*~gs~ and *C*~gd~ are given as

$$C_{\text{gs}} = \frac{L_{\text{g}}C_{\text{ox}}}{2}\left\lbrack \frac{C_{\text{Q}} + C_{\text{s}}}{C_{\text{tot}} + C_{\text{Q}}} \right\rbrack\text{;}$$

$$C_{\text{gd}} = \frac{L_{\text{g}}}{2}C_{\text{ox}}\left\lbrack \frac{C_{\text{Q}} + C_{\text{d}}}{C_{\text{tot}} + C_{\text{Q}}} \right\rbrack\text{,}$$

where *C*~s~ and *C*~d~ are the source and drain capacitance fitting parameters, respectively, \[[@B1],[@B2]\] that are used to fit the experimental data and *L*~g~ is the length of the gate. The sum of *C*~gd~ and *C*~db~ gives the intrinsic capacitance *C*~int~.

The square law is no longer valid for *I-V* formulation of short-channel MOSFET. Tan et al. \[[@B3]\] succinctly show the transformation of the square law that applies for the long channel to the linear law that is applicable for short-channel MOSFET. On the other hand, *I-V* formulation for the CNTFET model follows the quantum conductance principle that was developed by Rahman et al. \[[@B4],[@B5]\] and Datta \[[@B6]\]. The *I-V* model can be rewritten in terms of drain voltage *V*~d~, source voltage *V*~s~, and gate voltage *V*~G~ that is expressed by

$$I_{\text{ds}}\left( {V_{\text{G}},V_{\text{d}},V_{\text{s}}} \right) = G_{\text{ON}}\frac{k_{\text{B}}T}{q}\left\lbrack {\log\left( {1 + \exp\left( {q\left( {E_{\text{F}} - V_{\text{sc}}\left( {V_{\text{G}},V_{\text{d}},V_{\text{s}}} \right)} \right)/k_{\text{B}}T} \right)} \right)} \right\rbrack - G_{\text{ON}}\frac{k_{\text{B}}T}{q}\left\lbrack {\log\left( {1 + \exp\left( {q\left( {E_{\text{F}} - V_{\text{sc}}\left( {V_{\text{G}},V_{\text{d}},V_{\text{s}}} \right) - V_{\text{d}} - V_{\text{s}}} \right)/k_{\text{B}}T} \right)} \right)} \right\rbrack\text{,}$$

where *G*~ON~ is the ON-conductance, *V*~sc~ is also known as the channel surface potential \[[@B11]\], *E*~F~ is the Fermi energy, *k*~B~ is the Boltzmann constant, *T* is the temperature, and *q* is the electric charge. The equation is iteratively solved and hence includes the effect of gate voltage.

Model verification
------------------

In this section, the potential of CNT circuit design is assessed. Our simulation results in Figure [4](#F4){ref-type="fig"} indicate that CNTFET is able to provide drain current performance comparable to a 45-nm-gate length MOSFET. The model is successful in predicting expected output current levels in a sub-100-nm-channel CNT transistor experimental data. The DIBL effects and subthreshold swing (SS) are better suppressed in the CNT device, while the Si transistor demonstrates a moderate DIBL and SS due to short-channel effects as shown in Table [2](#T2){ref-type="table"}. Although the CNT has similar ON-current, it sustains *I*~on~/*I*~off~ ratio of two orders of magnitude lower than Si MOSFET. The quantum ON-conductance limit of a ballistic single-walled carbon nanotube (SWCNT) and graphene nanoribbon with perfect contact is *G*~ON~ = 4*e*^2^/*h* and *G*~ON~ = 2*e*^2^/*h* (twice the fundamental quantum unit of conductance), respectively*.* Quantum capacitance *C*~Q~ is directly proportional to the density of states of the semiconductor but inversely proportional to the electrochemical potential energy. When *C*~Q~ becomes smaller than *C*~ox~, a large quantity of the electrochemical potential energy is needed to occupy the states above the Fermi energy. This results in the reduction in overall intrinsic gate capacitance *C*~G~ and limits the channel charge in a semiconductor and ultimately the *I*-*V* characteristic of the FET devices. Comparison in Table [2](#T2){ref-type="table"} shows that MOSFET has a higher cutoff frequency due to higher transconductance as compared to CNTFET with lower capacitances.

![** *I* - *V* characteristic of SWCNT model, semiconducting and metallic CNT experimental data.***IV* characteristic of a 50-nm SWCNT model (dotted lines) demonstrated in comparison to *L* ≈ 50 nm semiconducting CNT experimental data (filled diamond). Metallic CNT experimental data are also shown (filled circle). Inset shows 45-nm MOSFET characteristics where the dimension is given in Table [2](#T2){ref-type="table"}. Initial *V*~G~ at the top for CNT and MOSFET is 1 V with 0.1-V steps. (Adapted from \[[@B10]\]).](1556-276X-7-467-4){#F4}

###### 

**Device model specification at *V* **~**GS**~ **= 1 V**

  **Parameter**                                          **CNTFET benchmarking**  
  ----------------------------------------------------- ------------------------- ---------------------
  Channel length, *L*                                             50 nm                   45 nm
  Contact width, *W*~contact~                                    100 nm                    \-
  Channel width, *W*                                               \-                    125 nm
  Channel area                                              5 × 10^−15^ m^2^       5.63 × 10^−15^ m^2^
  Nanotube diameter                                             1.5437 nm                  \-
  Chiral vector \[**n**,**m**\]                                 \[20,0\]                   \-
  Maximum current, *I*~dmax~                                    46.56 μA                50.20 μA
  Transconductance, *g*~m~                                       68.1 μS                 148 μS
  Carrier density, *I*~dmax~ / \[*d* or *W*\]                  30.16 μA/nm             0.40 μA/nm
  Gate capacitance, *C*~G~                                      14.85 aF                 65.8 aF
  Drain capacitance, *C*~d~                                      0.59 aF                 19.0 aF
  Source capacitance, *C*~s~                                     1.43 aF                 78.7 aF
  Substrate capacitance, *C*~sub~                                1.60 aF                 6.52 aF
  Total terminal capacitance, *C*~ter~                          18.47 aF                209.02 aF
  Intrinsic capacitance, *C*~int~ *= C*~gd~ *+ C*~db~           21.29 aF                37.40 aF
  Load capacitance, *C*~L~ at 1 GHz                             46.54 fF                50.13 fF
  Cutoff frequency with 5-μm wire                               13.57 GHz               27.72 GHz
  Drain-induced barrier lowering                               40.85 mV/V              83.89 mV/V
  Subthreshold swing                                         72.3 mV/decade         113.67 mV/decade
  On-off ratio                                                2.99 × 10^4^            9.54 × 10^6^

First, MOSFET logic circuits are built based on a 45-nm generic PDK. The MOSFET designs are then compared with carbon-based circuit models that consist of prototype digital gates implemented in HSPICE circuit simulator. These CNTFETs use 45-nm process design rules, namely the minimum contact size. For a fair assessment, both MOSFET and CNTFET are designed to provide similar current strength (≈46 to 50 μA).

An appropriate CNTFET device was fabricated to investigate the contact resistance. SWCNTs were grown in situ using the bimetal catalyst iron-molybdenum (Fe-Mo) \[[@B11]\] on a silicon-on-insulator substrate with 200 nm of thermally grown SiO~2~. Metal contacts were patterned by electron beam lithography, and 60 nm of palladium (Pd) contacts was deposited to form a back gate geometry transistor. The spacing between the Pd contacts varied between 56.6 nm and 1.06 μm as shown in Figure [5](#F5){ref-type="fig"}.

![**Scanning electron microscope image of Pd contacts over the nanotube with each contact being labeled.** Black arrows are used to point to the SWCNT.](1556-276X-7-467-5){#F5}

A four-probe measurement was carried out at room temperature to extract the resistance characteristics of the carbon nanotube that was used to form the transistor channel. The normalized resistances were 0.495, 0.744, 0.118, and 0.450 MΩ/nm for *R*~2,3~, *R*~2,4~, *R*~3,4~, and *R*~4,5~, respectively, where indices indicate Pd contact labels. The diameter of the SWCNT is 1.5 nm. Calculation shows that the 415-nm nanotube resistance is 27.8 kΩ that is almost equal to the theoretical *R*~ON~ *= h/q*^2^ = 25.812 kΩ and four times larger than the theoretically lowest quantum resistance of the SWCNT, *R*~ON~ *= h/4q*^2^ = 6.5 kΩ.

Though at 415-nm channel length ballistic transport is not preserved in the CNT, it is still only factor 4 larger than the theoretically expected minimum, suggesting that scattering is not extensive. Nevertheless, the model which assumes ballistic transport predicts similar saturation current levels (≈50 μA) for both the 50- and 415-nm channel devices, as illustrated in Figure [5](#F5){ref-type="fig"}. Practically, this suggests that one must have CNT channel lengths below approximately 100 nm or even low contact resistance in order to utilize ballistic transport in them.

Results and discussion
======================

Circuit analysis
----------------

CNT circuit logic operation is simulated in HSPICE based on the compact models described in the 'Model verification' section. Figures [6](#F6){ref-type="fig"}, [7](#F7){ref-type="fig"}, [8](#F8){ref-type="fig"}, [9](#F9){ref-type="fig"}, and [10](#F10){ref-type="fig"} show the schematic of NOT, NAND2, NOR2, NAND3, and NOR3 gates and their corresponding input and output waveform, respectively. It is shown that CNTFETs are able to provide correct logical operation as MOSFET from the output waveform. In this simulation, it is assumed that both the n-type and p-type CNTFETs have symmetrical *I*-*V* characteristics. The performance evaluation of these Boolean operations is listed in Table [3](#T3){ref-type="table"}.

![Schematic of NOT gate with parasitic capacitance (a); input and output waveforms for CNTFET (b).](1556-276X-7-467-6){#F6}

![Schematic of two-input NAND2 gate with parasitic capacitance (a); input and output waveforms for CNTFET (b).](1556-276X-7-467-7){#F7}

![Schematic of two-input NOR2 gate with parasitic capacitance (a); input and output waveforms for CNTFET (b).](1556-276X-7-467-8){#F8}

![Schematic of three-input NAND3 gate with parasitic capacitance (a); input and output waveforms for CNTFET (b).](1556-276X-7-467-9){#F9}

![Schematic of three-input NOR3 gate with parasitic capacitance (a); input and output waveforms for CNTFET (b).](1556-276X-7-467-10){#F10}

###### 

45-nm process propagation delay computation between CNTFET (with and without interconnect) and MOSFET (post-layout simulation)

  **Logic circuits**    **CNTFET with 45-nm process design guidelines**   **MOSFET with 45-nm process**  
  -------------------- ------------------------------------------------- ------------------------------- --------
  NOT                                        0.14                                     9.277               5.005
  NAND2                                      0.39                                     12.97               8.719
  NAND3                                      0.61                                     16.87               11.343
  NOR2                                       0.47                                     12.98               8.797
  NOR3                                       0.50                                     16.48               11.655

Performance evaluation
----------------------

The unity current gain cutoff frequency for the CNTFET circuit model is depicted in Figure [11](#F11){ref-type="fig"}. The model uses a copper interconnect of 45 nm with a 100-nm and 500-nm substrate insulator thickness. The interconnect length varies from 0.01 to 100 μm. The length of interconnects affects considerably the frequency response. The lower length interconnect enhances the cutoff frequency. The substrate thickness also plays an active role in lower length domain. No distinction with the substrate thickness is visible beyond 1-μm interconnect length. The figure of merit for logic devices, namely power-delay product (PDP) and energy-delay product (EDP) metrics, are given as

$$\text{PDP} = P_{\text{av}} \times t_{\text{p}}\text{;}$$

$$\text{EDP} = \text{PDP} \times t_{\text{p}}\text{,}$$

where *P*~av~ is the average power and *t*~p~ is the propagation delay.

![**Cutoff frequency for CNTFET.** Cutoff frequency for CNTFET with interconnect length from 0.01 to 100 μm with a source and drain contact area equivalent to that of a 45-nm MOSFET and substrate insulator thickness of 100-nm and 500-nm.](1556-276X-7-467-11){#F11}

Figure [12](#F12){ref-type="fig"} shows the PDP of CNTFET and MOSFET logic gates for the 45-nm process. The simulation results show that the PDP of CNTFET-based gates are lower than that of MOSFET-based gates by several orders of magnitude \[[@B18]\]. For the 45-nm process, the PDP of CNTFET-based gates is two times smaller than that of MOSFET-based gates with *L*~wire~ = 5 μm. It increases to 1,000 times without interconnect (*L*~wire~ = 0 μm).

![PDP of CNTFET versus MOSFET.](1556-276X-7-467-12){#F12}

Figure [13](#F13){ref-type="fig"} shows the EDP of CNTFET and MOSFET logic gates for the 45-nm process. EDP for CNTFET-based gates with 5 μm is comparable to MOSFET. As a result, the wire length should be kept shorter than 5 μm in order to obtain energy-efficient low-power architecture.

![EDP of CNTFET versus MOSFET.](1556-276X-7-467-13){#F13}

Figures [14](#F14){ref-type="fig"} and [15](#F15){ref-type="fig"} show 3D plots of PDP and EDP for CNTFET with copper interconnect up to 5 μm in length. We observe a 28 % improvement of PDP while EDP reduces by 39 % for NAND3 that adopts the 45-nm process compared to the one that uses the 90-nm process contact size.

![**3D plot of PDP of CNTFET logic gates.** The copper interconnect length is up to 5 μm for *t*~node~ = 45 nm and *t*~sub~ = 500 nm.](1556-276X-7-467-14){#F14}

![**3D plot of EDP of CNTFET logic gates.** The copper interconnect length up to 5 μm for *t*~node~ = 45 nm and *t*~sub~ = 500 nm.](1556-276X-7-467-15){#F15}

Table [3](#T3){ref-type="table"} shows the average propagation delay, *t*~p~, for logic gates NOT, NAND2, NAND3, NOR2, and NOR3 for CNTFET with and without interconnect in comparison with MOSFET during post-layout simulation. It is found that NAND3 or NOR3 has the largest propagation delay since both of them has multiple fan-in and fan-out each. In the digital logic simulation of CNTFET, we use an average length of 5 μm per fan-out.

Conclusions
===========

We have established that a longer channel CNT is capable of delivering output currents comparable to those from a 45-nm-node Si MOSFET. This is possible due to the preservation of ballistic transport over distances approaching 100 nm and the higher current density of a single CNT forming the channel. Consequently, in the same practical channel area, a CNT allows reduction of short-channel effects as it has a lower *E*~max~, leading to a lower DIBL and off current.

Devices with thicker substrate insulator and smaller source drain contact area give the highest frequency. In addition to that, logic gates NOT, NAND2, NAND3, NOR2, and NOR3 and their corresponding input and output waveforms are given. The interconnect length of cascading logic gates has a profound effect on the signal propagation delay. In the digital logic simulation, the key limiting factor for high-speed CNT-based chips is the interconnect itself. The performance enhancement of these carbon-based material is negligible if the interconnect capacitance is not reduced significantly with transistor feature size. Bundled metallic MWCNTs are seen as a potential candidate to replace copper interconnects as future IC interconnects once the challenges of integrating CNT interconnects onto existing manufacturing processes are met.

We also show that ballistic transport is not maintained in a CNT when contact resistance is large. A good fit to the data output characteristics from a 50-nm CNT channel device is obtained. As mean free path in a CNT is very long, often exceeding 1 μm, the ballistic process plays a predominant role, similar to one discussed extensively by Riyadi and Arora \[[@B19]\]. In fact, they define a new feature, named ballisticity. The truly ballistic transport is possible as channel length approaches zero. In a finite length, there are always finite probabilities of scattering.
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